This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430FR2476: MSP430FR2476

Part Number: MSP430FR2476
Other Parts Discussed in Thread: MSP430FR2433, MSP430WARE, MSP430F5659, MSP430FR5972

HI Guy 

I have some problem with I2cbus of MSp430fr2476 

I just using this routine on other Msp and don't have any problem, also I have aplly the Spi

and other peripheral  without any problem 

1) If  I check the basic configuration after reset and before that I configure the I2cbus the bit UCMM into the UCB1CTLW0 is always at 1 ( Multiple-master environment)  and not like 

on the manual at 0 (Single master environment)  , ok no problem I reset this bit with firmware. 

2) this is my configuration 

bisx.b #UCSWRST,UCB1CTL1
bicx.b #UCMM,UCB1CTLW0
bisx.w #(UCMODE_3+UCMST),UCB1CTLW0 ;* mode=I2c , master mode, sync mode, SMCLK clock source
movx.w #128,UCB1BRW    ;* 
bisx.b #(SCL+SDA),P4SEL0 ;* i2c on the port 4

bisx.w #(UCASTP0+UCASTP1),UCB1CTLW1 ;*have try with and without this istruction but not change, this istraction is present in other foirmware 

bicx.b #UCSWRST,UCB1CTL1

when clear the bit UCSWRST immediately is set the  BUSY bit UCB!STATW, and the I2c is in effect blocked 

what can be ? 

Regards 

Luigi

**Attention** This is a public forum