Other Parts Discussed in Thread: DRV8860
这个CLK是什么?有没有像8860那样完整的时序图?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello, Zheli,
CLK is SCLK pin signal. Latch pin can block the SCLK pin signal. Each SCLK rising edge can make the SDATIN signal move down one bit.
DRV8860 has the SPI interface. DRV8806 just uses the D flip-flop circuit to control OUTx. The datasheet is what we have.
Regards,
Wang