• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 28 subscribers
  • Views 191 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV8906-Q1: VDD Cap

Akihiro Hirata
Expert 5210 points
Part Number: DRV8906-Q1
Other Parts Discussed in Thread: DRV8908-Q1

Hello team,

Regarding DRV89xx-Q1, 0.1uF cap and >1uF cap is recommended to add at the VDD pin.

However, 1uF is not populated at the VDD in the EVM.

What is the recommendation? Please let me know how to think about this.

Also please let me know why 2 cap(0.1uF and >1uF) is recommended at the VDD in D/S? (If just 0.1uF, what happens?)

Regards,

Hirata

  • +1
    TI__Guru 54695 points

    Hirata-san,

    VDD is externally supplied to DRV8908.  0.1uF is for reducing high frequency noise and should be placed as close as possible to the DRV8908-Q1 IC VDD pin.  

    The 1uF is additional "bulk" capacitance to ensure the supply is stable.  If the 3.3V LDO supplying the DRV8908-Q1 is very close to the device, this bulk capacitance may not be necessary.  If the LDO is far away or on another power board and trace resistance/inductance is high, I would recommend adding 1-10uF capacitance near the DRV8908-Q1 to ensure low ripple on the supply.  

    Regards,

    Ryan

  • 0 in reply to Ryan Kehr
    TI__Expert 5210 points

    Hello Ryan-san,

    I understood thanks for your prompt answer!!

    Regards,

    Hirata