• State Resolved
  • Locked Locked
  • Replies 7 replies
  • Subscribers 30 subscribers
  • Views 524 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DRV2901: DRV2901-ULC1001 schematic review

DRV2901: Schematic and Layout Review

WONBIN LEE
Intellectual 260 points
Part Number: DRV2901
Other Parts Discussed in Thread: DRV2911, ULC1001

Tool/software:

Hello,

I am trying to build a test board using ULC1001 and DRV2911. Please review the attached schematic and layout.

0910_ULC1001_DRV2911_LAYOUT.pdf0910_ULC1001_DRV2911_CIRCUIT.pdf

  • 0
    TI__Expert 3690 points

    Hi Wonbin, 

    Thanks for reaching out. We will review and provide the feedback as soon as possible in the next 1-3 business days. 

    Best,

    Hailong

  • 0
    TI__Expert 3690 points

    Hi Wobin, 

    I have been reviewing the schematic and the layout. How do you choose the LC filter values at the output after the DRV2911?  Note that the LC filter values and some components are designed based on the specific load, which is the Lens Cover System. 

  • 0 in reply to Hailong Chen
    Intellectual 260 points

    Hello,

    The LC filter values ​​were selected to suit the characteristics of the self-made load.

    Is it okay to proceed with the LAYOUT as in the attached file?

  • 0 in reply to WONBIN LEE
    TI__Expert 3690 points

    Understood. I will provide the feedback on the layout in one day. 

  • 0
    TI__Expert 3690 points

    Some suggestions are listed in the ULC1001 data sheet regarding the layout. Please check and follow the guidelines below. 

    Place a 1uF 16V capacitor close to IOVDD pin 27.

    • VSNS Amplifier

    – Minimize and match the traces going to VSNS_P and VSNS_N. Shield these traces from any high voltage

    signals.

    – Match the trace length and parasitics from the load to resistor R1. Reference Section 6.1.

    • ISNS Amplifier

    – Minimize and match the traces going to ISNS_P and ISNS_N. Shield these traces from any high voltage

    signals.

    – Match the trace length and parasitics from the load to resistor R4. Reference Section 6.1.

    • Isolate any high voltage signals that may occur when driving the LCS from the low-voltage plane of the

    ULC1001. Inserting a trench between planes is recommended

  • 0 in reply to Hailong Chen
    Intellectual 260 points

    Hello,

    I Have Two Question.

    Q1. Can I get the PCB file of the ULC1001-DRV2911 evaluation module? (ex. Altium file, PADS file)

    Q2. The resonant frequency of the piezoelectric element I created is 31.7 kHz.

           To increase the resonance effect, I set L: 22uH / C: 470nF. (The cutoff frequency value is 49.49 kHz). Are L,C appropriate values?

           

  • 0 in reply to WONBIN LEE
    TI__Expert 3690 points

    You can find the EVM design files on https://www.ti.com/tool/ULC1001-DRV2911EVM

    Regarding Q2, do you know what is the resonant frequency of the piezo/lens system? The LC filter is determined by the resonant frequency and the impedance of the final system. If the resonant frequency of the system is close to 31.7kHz, then the LC filter you choose is a good estimate. It might require a tuning based on the impedance response but you can tentatively put it there.