This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello TI Forums,
On TPS6521825, can anyone confirm if the nPFO signal is controlled by PWR_EN? If PWR_EN is low, does that force nPFO to go low as well? Or is PFI the only pin that controls the state of nPFO?
Thanks!
Hi adevries,
nPFO will go low when PFI pin falls below 0.8V, and this event can be used to trigger the beginning of the power-down sequence using OFFnPFO bit in the CONTROL register (Reg. 0x06).
If nPFO is wired to PWR_EN (wire-OR with PMIC_PWR_EN signal from processor) in hardware, this will also trigger the beginning of the power-down sequence.
This feature is intended to detect an early power failure on the input supply and allow the processor to make a decision to power-down correctly. However, it can also be hard-wired to begin the power-down sequence automatically using the PFI-->nPFO buffer and with nPFO tied to PWR_EN.
Best,
Emily