This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS1H100-Q1: two TPS1H100-Q1 in series

Part Number: TPS1H100-Q1

Dear Sirs,

I would like to connect two TPS1H100 in series for a functional safety application.
Rough schematic
- 24V - Drain from the first high side switch
- Source from first high side switch to drain from second high side switch
- Source from the second high side switch to the load

- The digital interface is controlled by two independent MCUs.

I want to apply test pulses to both switches (100us ... 1ms). I have an independend feedback system. This way I can make sure that one switch is always present to cut the current.

The digital signals for the control remain present at both switches (even if the supply is gone).

In the datasheet I found no detailed information about the startup of the switch, slewrate at the drain (power supply), ... .
Which problems do I have to expect at the switches?
I have concerns with the following scenarios
- The first switch generates test pulse -> how does the second switch react?
  - Can I ensure that the pulses do not become longer? -> I interrrupt the power supply of the second switch.
- What voltages may be present at the digital interface if the supply voltage is not present?
  - can latch up effects occur?
- Do you see other issues I haven't seen?

Kind regards

Dominique

  • Hi Dominique,

    This is an interesting use case.

    I'm not sure if I understand the scenarios 100%, but let me try to answer:

    1. When the first switch turns on, the second switch will experience a delay to get everything powered up. You can know it's ready once the fault signal goes low. However, I don't think this is speced in our datasheet for the initial delay.

    2. When the first switch turns off, once the source voltage slew down to the second switch's UVLO threshold, second switch will turn off automatically. The delay will be the turn off time from VS to UVLO threshold.

    3. When VS is not present, theoretically there should be no digital output present.

    4. Overall it seems the operation of the first switch will affect the second switch, but the operation of the second switch will not affect the first one.

    May I know why this configuration is required and what's the load profile?

    Regards,

    Yichi