• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 64 subscribers
  • Views 131 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65950: TPS65950 ADC Tolerance Question

Adam Ford48
Prodigy 130 points
Part Number: TPS65950

I found a tolerance for the prescaler on the VBAT of 20% (table 5-70 in the TPS65950 datasheet, specifies 0.2~0.3V/V).

This tolerance is extremely wide, but I also can’t find a tolerance for any of the other ADCs (I specifically care about ADCIN0, ADCIN2, ADCIN3, and ADCIN9, in addition to this VBAT one, ADCIN12).

The question is, are these prescaler values calibrated out? Do you know of any other justification for the wide tolerance on these (and how to avoid integrating them)?  Is there a tolerance for the other ADC's?

  • 0
    TI__Genius 12735 points

    Hi Adam,

    Unfortunately the TPS65950 devices are legacy devices with limited application support. Taking a look through the TPS65950 TRM (which is available on the product page) I did find the following information in section 9.4.7.

    - ADCIN0 and ADCIN1 do not have prescalers. Their actual input range is 0.0 to 1.5 V.

    - ADCIN2 to ADCIN7 pass through a multiplexer and are fed to a common prescaler, which scales the input range of 0.0 – 2.5 V to 0.0 – 1.5 V

    - The ADCIN9 prescaler is in the power subchip

    Further information about the prescaler divide ratios can be found in table 9-4. I do not have many insights on the tolerances of any of these ratios. We are limited to utilizing any information found in the datasheet or the TRM.

    Best regards,

    Layne J