This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC21220: Low side driver output continuously failing in Dual-Active Bridge Converter

Part Number: UCC21220

Hi all,

We are working on a 1kW 400V/48V Dual-Active Bridge converter. To drive our MOSFETs in the primary and secondary side, we are using UCC21220 with the bootstrap configuration for each switching leg. The driver works well during forward power flow i.e. 400V to 48V bus in both open loop and closed loop. Now we are working on reverse power flow i.e. 48V to 400V bus. The system works well for open loop and closed loop till light load. However, during no load conditions, the low side output of the gate driver keeps failing. Mostly the pins OUTB and VSSB gets shorted. Our control loop is working fine and there isn't any oscillations in the phase and hence the output voltage. Generally driver outputs of MOSFETs Q4 and Q6 keep failing. Can you suggest some protection techniques or probe into why the driver is failing? Attaching some images of our schematic and waveforms of Gate-to-Source Voltage during the failure.

Figure 1:  Waveforms during driver failure.

Red is the Gate-to-Source Voltage of Q4.

Yellow is the Secondary Transformer Voltage.

Blue is the Gate-to-Source Voltage of Q6.

Green is the Secondary Transformer Current.

Figure 2: Schematic of Dual-Active Bridge converter topology with MOSFETs, Transformer and Leakage Inductor.

Figure 3: Schematic of Gate Driving circuit for MOSFET Q4.

Figure 4: Schematic of Gate Driving circuit for MOSFET Q6.

  • Hi,

    Can you share additional waveforms of the gate driver OUTA and OUTB and VDDA and VDDB and the INA/INB during normal operation and during failure for the gate driver on Q4 and Q6?

    Typically when there is a short from OUTB to VSSB, this could be caused by VDD ramping up too fast (0.125V/ns) or very narrow pulses (<15ns) on the input. Optimizing the bootstrap circuit is known to fix this issue. Waveforms of VDD during power up would be helpful in determining if this is the problem. Here is our bootstrap calculator tool: https://www.ti.com/lit/zip/sluraz5. This tool will recommend the optimal values for designing your bootstrap circuit with consideration to your supply voltages, switching frequency, gate charge, and duty cycle. In general the changes to the bootstrap circuit will come down to increasing the bootstrap capacitor or resistor. A good rule of thumb for sizing the bootstrap capacitor is to make sure the VDDB capacitor is 10x the capacitance of the VDDA capacitor. 

    Regards,

    Krystian