• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 2 answers
  • Subscribers 64 subscribers
  • Views 180 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7A16-Q1: Output value out of specifications - depending on input voltage

Fausto Garcia
Prodigy 80 points
Part Number: TPS7A16-Q1

Hello,

  I am simulating this device (TPS7A1633-Q1), and I was expecting to see a output of 3.3V. according specs.

https://www.ti.com/product/TPS7A16-Q1?keyMatch=TPS7A16-Q1&tisearch=search-everything&usecase=GPN#design-tools-simulation

I am using model provided : 

SIMULATION MODEL

TPS7A1633 PSpice Transient Model

SBVM111.ZIP (33 KB) - PSpice Model
 
But I am seeing that output varies depending on input voltage, below you can see this when Vin changes starting from 10V to 60V, the device supports max 60V at input pin, could you please support to know why I do not see 3.3V constant at the output pin?
 
I had to place high resistance at pins 2,3, 6 and 8 as the model does not accept to leave them floating.
 
 I am using PSPICE simulation tool.
 
Thank you.
  • 0
    TI__Mastermind 41045 points

    Hi Fausto,

    I ran the model to verify and I'm seeing the same thing. It's not entirely surprising that the EC specs do not hold with this PSPICE model because it is a behavioral model and is not architecturally similar to the actual device. Unfortunately there's not a lot I can do because we don't have access to the original design files for the model. What you can be sure of is that even though the model shows the device out of spec, the EC specs of the actual part will hold. 

    Regards,

    Nick

  • 0
    Prodigy 80 points

    Hello Nick

      OK,  I just wanted to have an idea o the performance when load dump is present, anyhow a validation phase will be necessary . 

     Sometimes I have seen TI models that are named as transient models , I wonder if those models are more accurate or this kind of purposes.

  • 0 in reply to Fausto Garcia
    TI__Mastermind 41045 points

    Hi Fausto,

    I'm not sure that the naming convention necessarily translates to expected accuracy of the model. Some groups within TI have dedicated PSPICE modeling engineers, e.g. the amplifier groups, because in the simulation environment it is more important to have accurate models. In many cases having an LDO model that outputs the correct output voltage is sufficient for a system-level simulation. With that said, we have an ongoing project to improve our LDO models but it is not expected to release any time soon. 

    Regards,

    Nick

  • 0 in reply to Nick Butts
    Prodigy 80 points

    Hi Nick

    Understood, thank you or the support.

    I think this topic can be closed.

    Nice day.