• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 236 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC21530-Q1: Peak value and minimum duty cycle about UCC21530-Q1

chengdp
Prodigy 70 points
Part Number: UCC21530-Q1
Other Parts Discussed in Thread: UCC21530

Hi team:

The UCC21530-Q1 was failed On our customer side.We have below questions which our customer is also concerned about.

  1. We need to confirm the peak current value which is allowed from OUTA and OUTB, and how long it can last.
  2. We want to know the minimum duty cycle from OUTA and OUTB,which the pulse wii not missed.
  • 0
    TI__Expert 4065 points

    Hi,

    I will get back to you about the first question by tomorrow, but for the second one, I am not sure I understand what you mean. Are you asking what the minimum pulse is on the input to get an output? The input pulses shouldn't be less than 10ns as this is the minimum pulse width of the output. 

  • 0 in reply to Krystian Plaskota
    TI__Expert 4065 points

    The peak current for the UCC21530 is 4A source and 6A sink for both channels. The gate driver's output stages delivers the highest peak-source current during the miller plateau region of the power-switch. We have an app-note that explains how to understand the gate driver's current source and sink spec here: https://www.ti.com/lit/an/slla387a/slla387a.pdf

    In the UCC21530 datasheet, the relevant text for explaining the internals of the output stage is 8.3.4, and 9.2.2.3 provides the equations for calculating the source and sink current:

     https://www.ti.com/lit/ds/symlink/ucc21530.pdf

    Regards,

    Krystian