• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 64 subscribers
  • Views 153 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS7A05: input/output capacitor use 0.47uF cap

TPS7A05: Maximum Cout

Mark Pieper
Expert 4570 points
Part Number: TPS7A05

Hi,

If the recommended operating conditions table considers the 50% derating, does that mean that the 22uF max Cout really means that the actual max capacitance is 11uF? Or can we use an ACTUAL Cout of 22uF?

Are there stability issues if the max Cout is exceeded, or is there some other reason for a max Cout?

Thanks,

Mark

  • +1
    TI__Genius 12511 points

    Hi Mark,

    Yes, we do derate the capacitors in our simulations in order to account for real life application. However on the high end, max COUT values, 22uF is a capacitance that is acceptable. The derating importance is placed upon the lower end as that pushed the phase margin below the minimum acceptable amount. On the high end 22uF of capacitance is perfectly acceptable and verified by design.

    Regards,

    John