Datasheet describes loop stability in page19.
In case the pcb layers are many, such like 16 and Co is mounted on the bottom side
and the parasitic inductance is 7nH, the loop can be unstable?
(the corner frequency is 405kHz)
Co should be mounted on the same layer as IC to make this loop stable?
