• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 149 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC5870-Q1: BIST for STP_FAULT when STP_FAULT_P is disabled

David Stotz
Prodigy 140 points
Part Number: UCC5870-Q1

We are trying to use the STP_CHK feature in the CONTROL1 register.  However, it does not seem to be setting the STP_FAULT bit in STATUS2.  Could this be due to STP_FAULT_P in CFG2 being set to not report on nFLT1?

Our settings are

CFG2 STP_FAULT_P = 1

CFG3 FS_STATE_STP_FAULT = 3

Other BIST functions are working (such as DESAT_CHK and CFG_CRC_CHK_PRI).

  • 0
    TI__Expert 3735 points

    Hi David,

    Thank you for using E2E.

    The device should still set the STP_FAULT bit if NFLT1 is not reported, so that is not the issue. To understand the issue more, I'd like some more information.

    1. can you share the status register values when STP_CHK=0 vs STP_CHK=1?

    2. What state is the driver in when running the STP_CHK? If the driver is in active state, the CRC needs to be disabled before writing to control register 1.

    3. Can you share if there are any other faults reported when STP_CHK=1? For example, a CFG_CRC fault?

    Regards,

    Akshat

  • 0 in reply to Akshat Murali
    Prodigy 140 points

    1.  when STP_CHK=0
    STATUS1 = 0x08C0
    STATUS2 = 0x4000
    STATUS3 = 0x4000
    STATUS4 = 0x0001
    STATUS5 = 0x0000

    when STP_CHK=1
    STATUS1 = 0x08C0
    STATUS2 = 0x4000
    STATUS3 = 0x4000
    STATUS4 = 0x0001
    STATUS5 = 0x0000

    2.  The driver is in the active state.  We disable the CRC in CFG8 (which works for the DESAT_CHK test).

    3.  I don't think there are any other faults reported during this test.

  • 0 in reply to David Stotz
    TI__Expert 3735 points

    Hi David,

    Thanks for the information. I will review this with my team and get back to you with a response by tomorrow. Meanwhile, have you tried this ST_CHK with a different IC? As in aa ABA swap?

    Regards,

    Akshat

  • +1 in reply to Akshat Murali
    TI__Expert 3735 points

    Hi David,

    I checked with the team and have the following conclusion.

    The STATUS1 shows that ASC_EN_STATE=1. The STP check is not active when ASC_EN_PRI is high. It needs to be performed when ASC_EN_PRI=0.

    STP check is write INP/INN only when ASC_EN_PRI is low.

    Another thing is that there might be a GM_FAULT, STATUS 3 (0x4000) register bit 14 = 1. You might need to fix that as well to solve the STP check issue, but I recommend to pull the ASC_EN_PRI low first.

    Regards,

    Akshat

  • 0 in reply to Akshat Murali
    Prodigy 140 points

    Understood, thanks for the help!