I'm looking to have an active termination on a QPI SPI Flash interface that is 4-bits wide with a clock line and a chip select line. The TPS51206 looks line a cost effective solution for my intended use, even though it's not a DDR application.
I'm running at a lower frequency, 133MHz, than the DDR speeds that this part is designed for. For purposes of this question, let's say that all six termination resistors are 49.9 ohms each and tied in common to the Vtt output. Inputs VDD, VDDQSNS, VLDOIN are connected to 3.3V, with S3 and S5 pulled up to VDD (3.3V) using independent resistors. The output driving the SPI flash is a 3.3V SPI Flash master controller that is part of the microprocessor. Assuming all appropriate valued capacitors are connected as described in the specification:
1. Am I correct that my Vtt output voltage will be 1.65V, or 1/2 of 3.3V?
2. Am I allowed to tie the voltage regulator side of the termination resistors all together as a group? Assume for this discussion that the termination resistors are 49.9 ohms.
3. After looking through 10 pages of Q&As, it looks like the above connections, for S3 and S5, will not be a problem with a common supply voltage of 3.3V that also feeds the power inputs and the VDDQSNS sense input. Is my understanding correct?
3. So, given the small number of signal lines being terminated, the source or sink of the regulator will be less than 200mA in magnitude and seems within the specs of the part. Is this correct?
4. Since there appears to be extra current capacity, could I also terminate an additional 6 other similar signal lines, from a second serial flash, using the the same regulator's Vtt?
Thank you for taking these questions.