Hello Team,
Could you please share the rise time and fall time of the FET's in order to calculate the Switching losses
Thanks & regards
Nagarjuna
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello Team,
Could you please share the rise time and fall time of the FET's in order to calculate the Switching losses
Thanks & regards
Nagarjuna
Hello Field,
I'm unable to get your answer,
How we will get the Rise time & fall time with the help of Time period.
It was Depends on the Gate charge and Gate drivers right?
Can you please elaborate?
Thanks,
K.Nagarjuna
Hi Nagarjuna,
I see now. My apologies, as I was confused at what was being originally asked. This information is not immediately available, so please allow me some time to look and find this for you.
Thanks,
Field
Hello team,
Could you please provide the required data
Hi Nagarjuna,
I believe I have the correct information, but have reached out to management to make sure that it is correct, and that I am able to share it publicly.
Thanks,
Field
Hi Nagarjuna,
Typical rise / fall time of the LP8756-series PMIC or LP8752-series PMIC is around 1.5ns. Please note that it also depends on the PCB parasitics of the SW-node, but the value I provided is a typical value.
For efficiency calculations you can use our https://www.ti.com/tool/PEET-GUI.
Best Regards,
Juha Pennanen