Hello,
I am a student from MIT College, India. I am interested in building a power supply using lm25119 IC.
Is it possible to provide Eagle CAD layout of LM25119 evaluation module for reference?
Regards,
Anish
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I am a student from MIT College, India. I am interested in building a power supply using lm25119 IC.
Is it possible to provide Eagle CAD layout of LM25119 evaluation module for reference?
Regards,
Anish
Hi
Please provide your email. I can provide GERBER only.
Regards,
Hello,
My email ID is anish.joshi@mitcoe.ac.in.
Is it possible for you to look at my layout and let me know about any possible mistakes?
I have less experience in DC-DC converter design. I would appreciate it if you could help me out.
Thanks and Regards,
Anish
Hello sir,
I have tried my best to implement all the design techniques mentioned in the datasheet.
Pl view attached PDF. I have added comments in the pcb layout for your reference.
Let me know if I need to make any changes.
(Blue- Bottom Layer, Red- Top Layer)
Regards,
Anish
I forgot to mention the design specs- Vout-20V , Iout-20A from VIN=25.2V
I am using CSD18502kcs MOSFET instead of the one mentioned in the webench design.
Regards,
Anish
Hi
PCB traces are not enough wide to handle 20A
PGND, AGND are not seperated
Need snubbers
Place Cvcc as close as IC
Place Cbst as close as IC
Place Cvin as close as IC
Need proper thermal Pad beneath IC.
No PCB traces beneath inductors are recommended.
Check the size of Rsense
HO, SW taces should go in parallel and short
Regards,
Hello,
I am not clear which components to connect to AGND and PGND. Pl clarify.
Should I place thermal pad on bottom layer? The TOP exposed thermal pad came with the cad footprint.
I will increase the trace width. I have added snubber near mosfet on bottom layer.
I will try to adjust spacing to accommodate the capacitors near IC and work on the HO SW traces too.
RSENSE resistor size(2512) seems ok according to design. (1W 3mOhm)
Regards,
Anish
Hi
These pins/nodes should be treated as power ground; PGND pins, Rsense(-), Cin(-), Cout(-), Cvcc(-) and snubber grounds.
The traces which handle 20A should have enough width can handle 20A.
Regards,
Hello Sir,
Pl view the new layout file attached and view comments (in PDF) for your reference.
I have made all the changes which you mentioned.
Posting the file again...
Regards,
Anish
Hi
It is better to make SW traces short. Some PCB traces are still not enough wide to handle 20A. Revisit snubber size. You might need heat-sinks. Make one point connection at the input connector : Cin(+) of CH1 and Cin(+) of CH2, Cin(-) of CH1 and Cin(-) of CH2
Regards,