Dear Team,
We are studying Two-Level Current-Limit Circuit in Figure 22.
Could you let me know the settling time for changing the current limit value at the condition neglecting the slew rate of the external FET Q1?
We want to know the worst delay time for it.
Best Regards,
Hirokazu Takahashi