• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 62 subscribers
  • Views 194 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

ISO5452-Q1: ISO5452 Figure 54. fault latch details

ISO5452-Q1: FLT Pin Behavior When UVLO1 and UVLO2 happen

Dylan Zheng
Intellectual 1615 points
Part Number: ISO5452-Q1

Hi Team,

Either UVLO1 or UVLO2 occurs, the RDY pin output goes low. What about the FLT Pin  behaviors under UVLO1 or UVLO2? 

And when desaturation is active, the RDY will go low and then go high, does this design to prevent FLT is reset during soft-turn-off period?

To make sure have enough time to soft-turn-off ?

Dylan

  • 0
    TI__Guru**** 189399 points

    Hi, Dylan,

    Yes, you are correct. This is described in the d/s in:

    9.3.4 Soft Turn-Off, Fault (FLT) and Reset (RST)

    FLT-z only triggers on DESAT conditions, not UVLO.

    Let us know if you have any further questions. If this answered your questions, please press the Green button.