Hi,
PFA - schematics.
How should pins 17 (seq_DLY) and 24 (PG_DLY) be connected if we are using all 3 enables seperately?
We are not doing any sequencing of enable signals.
Thanks
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
PFA - schematics.
How should pins 17 (seq_DLY) and 24 (PG_DLY) be connected if we are using all 3 enables seperately?
We are not doing any sequencing of enable signals.
Thanks
Hi Muralidharan
You should connect a capacitor to the pin. But the MODE pin should be left floating. So R119 should be DNP in the schematic.
BR
Ruby