This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
LM5022: LM5022 question UVLO resistance value range?
Part Number: LM5022
The LM5022 datasheet specifies the abs max voltage level at the UVLO input as 7V.
There is no max value specified.
In the customer's application the input working voltage is 10.5V to 60V.
To ensure this functionality, a 105K + 14k7 UVLO voltage divider was chosen.At 60Vin the UVLO voltage calculates to 7.37V nominal, potentially higher with 1% tolerance resistors.
I would expect that at that voltage level the hysteresis current generator is no longer functional (saturated).However, the DC probing of the UVLO pin reads 6.25V which i cannot explain.
1. what is the UVLO maximum allowable voltage?2. what is the UVLO input current leakage?3. does the UVLO input have clamping diodes to the comparator's internal bias?4. if clamping is present, what is allowable current into the diode?5.if no clamping occurs, is external clamping circuitry needed and what woud be recommended as a low cost solution - a DZ has significant leakage over temp itself, a 431 clamp adds cost and parts count.
there is no app note in the datasheet for this in-spec use case
Thanks for reaching out with your questions and for using the LM5022.
The maximum voltage rating of the UVLO pin is 7V. If the voltage is higher than this the pin can be damaged and it is not recommended to us the internal ESD structure to clamp the voltage. And external zener diode should be used. The other option is to change the resistor values to the pin doesn't go above 7V
What is the input voltage when the UVLO pin is being measured?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Garrett Roecker:
With a 105k/15k resistor divider, the reading at the pin is 6.24V at Vin=60V, far from the expected 7.5V - hence the question for the input voltage clamping.
The needed 10.5V UVLO threshold drives the divider ratio; changing the resistor values will need to keep the same ratio to comply with the spec and not addressing the issue, although higher values would ease the unspecified input clamping diodes stress.
Using a DZ for clamping is a UVLO tolerance nightmare due to the diode temperature dependent leakage (-40C...+85C testing)
In reply to Cosmin P:
Please contact me directly and we can discuss this issue.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.