This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I met a problem when develop the R5F CPU compare block in error forcing mode.
I can't get the register CCMSR.CMPE1 to be set when enter the error forcing mode. Is that because of campare block is disable?
Then, how can I get the error status when enter error focing mode? And where can I found the CPU_BUS_CMP_INT?
Last, does below sentence mean I can only get the error status in one clock time?
Thank you and Best Regards,
Zhihua
Hi Zhihua,
Is the code under test using the TI SDL (Software Diagnostics Library) example(s) for CCM?
If not, can you please review/compare against the TI provided examples there:
Thanks,
kb