This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: A72/r5f cache coherence

Part Number: TDA4VM

I did a test, on mcu2_0  before loop ipc status flag 0x7, I wrote 0x5a5a5a5a  to 0xa2100068, and read the address  in remoteproc driver, it can get this value immediately, then I write 0x57575757 to 0xa2100068  in remoteproc driver,  mcu2_0 can't get this value immediately.  I call __flush_dcache_area() and barrier() in remoteproc drier, it's no impact.

how to make cache coherence when a72 write value to address?

Thanks!