Hi team,
Here's an issue from the customer may need your help:
Since the amount of data is large, the customer assigns the system field to DDR. However, the memory allocated through malloc appears to be misaligned addresses to the cache line boundary, and is prone to data consistency issues in a multi-core scenario.
Thanks and regards,
Cherry
