• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 99 subscribers
  • Views 673 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

Sitara AM33.. availability and EtherCAT Master

EtherCAT interface between AM335X and an ethernet PHY request

Jagbir
Expert 1545 points

Other Parts Discussed in Thread: CDCE913, AMIC110, TLK110

I need to provide an EtherCAT interface between AM335X(to be configured as a slave) and an ethernet PHY (for example DP83826ERHBR). I using the TMDXICE3359(ICE development board) as a reference.

I have following questions on the reference design.

  • I believe the use PRU-ICSS units of the AM335x is required to enable EtherCAT and to use the EtherCAT driver and ESC stack .The interface of PHY directly to EMAC(MII) is for Ethernet purposes. Please confirm. 

  • What is the purpose of using a bus switch(SN74CBTLV3257RGY) along with a muxing /ORing logic (SN74LVC1G32DCK). Can I avoid theses 2 chips to directly connect the ethernet PHY to PRU-ICSS units of the AM335x. I am using AM335X just as a slave.
  • Does the XI clock input pins of both the PHYs need to be driven from the clock synthesizer(CDCE913) . Can't we use a local crystal for each PHY for EtherCAT functionality.
  • 0
    TI__Mastermind 25278 points

    Hi Jagbir, 

    Jagbir said:
    Does the XI clock input pins of both the PHYs need to be driven from the clock synthesizer(CDCE913) . Can't we use a local crystal for each PHY for EtherCAT functionality.

    https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1181575/ethernet-phy-with-am335x-as-ethercat-slave

    Please try to consolidate similar questions to one thread.

    Jagbir said:
    • I believe the use PRU-ICSS units of the AM335x is required to enable EtherCAT and to use the EtherCAT driver and ESC stack .The interface of PHY directly to EMAC(MII) is for Ethernet purposes. Please confirm. 

    • What is the purpose of using a bus switch(SN74CBTLV3257RGY) along with a muxing /ORing logic (SN74LVC1G32DCK). Can I avoid theses 2 chips to directly connect the ethernet PHY to PRU-ICSS units of the AM335x. I am using AM335X just as a slave.

    Please allow me some time to confer with other teams for more precise input on this design.

    Thank you,

    Evan

  • 0 in reply to Evan Mayhew
    TI__Guru 50351 points
    Evan Mayhew said:
    What is the purpose of using a bus switch(SN74CBTLV3257RGY) along with a muxing /ORing logic (SN74LVC1G32DCK). Can I avoid theses 2 chips to directly connect the ethernet PHY to PRU-ICSS units of the AM335x. I am using AM335X just as a slave.

    Yes, you can, AM335x ICE supported CPSW and ICSS sharing same physical RJ45 ports (hence we needed those HW muxes in between). A better reference will be https://www.ti.com/tool/TMDXICE110 which uses DP83822 PHY which is a better fit than TLK110 for such applications. AMIC110 and AM335x are pin compatible parts