Hi Team,
Could you please help us to get the below data of AM6412 DDR side to build Timing Model. So that we will be able to do DDR SI simulation with timing model, which we used to commonly with FPGA and all.
Regards
Pavan
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
Could you please help us to get the below data of AM6412 DDR side to build Timing Model. So that we will be able to do DDR SI simulation with timing model, which we used to commonly with FPGA and all.
Regards
Pavan
Hi Team,
Attaching a pdf with the values required for timing model, for better understanding, please check and share the same.
AM6412 Timing model.pdf
Regards
Pavan
Please refer the AM64x IBIS model for running SI simulations. We do not provide a separate timing model.
regards,
-Shriram