• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 99 subscribers
  • Views 334 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TDA4VH-Q1: DDRSS supported configuration and TRM DDR mapping informations

TDA4AH-Q1: DDRSS Allowable Configurations

Chris Post
Prodigy 90 points
Part Number: TDA4AH-Q1
Other Parts Discussed in Thread: TDA4VH

Hi,

I came upon this post and wanted to confirm the solution that was given within. Specifically on the allowable choices of DDR sub systems when not all of them are in use. Based on the response to this post it is a requirement for the TDA4VH to use the DDR sub systems in order so DDRSS0 and then if two are needed it would be DDRSS0 and DDRSS1 and so on. Meaning the use of only DDRSS1 and DDRSS3 would not be possible. Is this stated in the datasheet or TRM and I missed this requirement upon my initial pass? I only came upon this as the DDR Register configuration tool only allows these DDRSS combinations. Any clarification would be appreciated.

Best,

Chris

  • +1
    TI__Mastermind 38390 points
    Chris Post said:
    Based on the response to this post it is a requirement for the TDA4VH to use the DDR sub systems in order so DDRSS0 and then if two are needed it would be DDRSS0 and DDRSS1 and so on. Meaning the use of only DDRSS1 and DDRSS3 would not be possible.

    Yes, that is correct.

    Chris Post said:
    Is this stated in the datasheet or TRM and I missed this requirement upon my initial pass?

    It was not in the datasheet (or any other documents I am aware of) as of 2 months ago. It was flagged at that time as being needed in the datasheet and schematic checklist. I do not know if new versions of those documents have been released yet. 

    Regards,
    Kevin