This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi expert,
Customer want to use the following boot sequence, We find it will failed at MCU1_0 boot MCU1_1 stage.
SBL->MCU1_0->MCU1_1
The same MCU1_1 code and different linker file to compile two MCU1_1 binary. It find use MSMC memory can boot success but will failed on use DDR
Switching core id 8, proc_id 0x1 to split mode... Calling Sciclient_procBootGetProcessorState, ProcId 0x1... Sciclient_procBootSetProcessorCfg, ProcId 0x1, enabling split mode... Sciclient_pmSetModuleState Off, DevId 0x15b... Calling Sciclient_procBootGetProcessorState, ProcId 0x2... Enabling MCU TCMs after reset for core 9 Sciclient_procBootSetProcessorCfg update TCM enable/disable settings... Setting HALT for ProcId 0x2... Sciclient_pmSetModuleState On, DevId 0x15b... Clearing core_id 9 (lock-step) ATCM @ 0x41400000 Clearing core_id 9 (lock-step) BTCM @ 0x41410000 Copying 0x370 bytes to 0x70012000 Copying 0x8 bytes to 0xa0200000 Setting entry point for core 9 @0x70012000 Sciclient_procBootReleaseProcessor, ProcId 0x20... Sciclient_procBootReleaseProcessor, ProcId 0x21... Sciclient_procBootReleaseProcessor, ProcId 0x22... Sciclient_procBootReleaseProcessor, ProcId 0x23... Sciclient_procBootReleaseProcessor, ProcId 0x24... Sciclient_procBootReleaseProcessor, ProcId 0x25... Sciclient_procBootReleaseProcessor, ProcId 0x26... Sciclient_procBootReleaseProcessor, ProcId 0x27... Sciclient_procBootReleaseProcessor, ProcId 0x1... Sciclient_procBootReleaseProcessor, ProcId 0x2... Sciclient_procBootReleaseProcessor, ProcId 0x6... Sciclient_procBootReleaseProcessor, ProcId 0x7... Sciclient_procBootReleaseProcessor, ProcId 0x8... Sciclient_procBootReleaseProcessor, ProcId 0x9... Sciclient_procBootReleaseProcessor, ProcId 0xa... Sciclient_procBootReleaseProcessor, ProcId 0xb... Sciclient_procBootReleaseProcessor, ProcId 0x30... Sciclient_procBootReleaseProcessor, ProcId 0x31... Sciclient_procBootReleaseProcessor, ProcId 0x32... Sciclient_procBootReleaseProcessor, ProcId 0x33... MCU @ 1000000000Hz. cycles per usec = 1000 address = 0x41caa630, value = 0x0 Calling Sciclient_procBootRequestProcessor, ProcId 0x1... Sciclient_procBootSetProcessorCfg, ProcId 0x1, EntryPoint 0x0... Sciclient_pmSetModuleClkFreq, DevId 0x15a @ 1000000000Hz... Calling Sciclient_procBootRequestProcessor, ProcId 0x2... Sciclient_procBootSetProcessorCfg, ProcId 0x2, EntryPoint 0x70012000... Sciclient_pmSetModuleClkFreq, DevId 0x15b @ 1000000000Hz... Copying first 128 bytes from app to MCU ATCM @ 0x41400000 for core 9 Calling Sciclient_procBootRequestProcessor, ProcId 0x1... Sciserver Testapp Built On: Aug 16 2022 21:42:14 Sciserver Version: v2022.01.1.0-REL.CORESDK.08.04.00.14-7-g769e2+ RM_PM_HAL Version: v08.04.05 Starting Sciserver..... PASSED
Switching core id 8, proc_id 0x1 to split mode... Calling Sciclient_procBootGetProcessorState, ProcId 0x1... Sciclient_procBootSetProcessorCfg, ProcId 0x1, enabling split mode... Sciclient_pmSetModuleState Off, DevId 0x15b... Calling Sciclient_procBootGetProcessorState, ProcId 0x2... Enabling MCU TCMs after reset for core 9 Sciclient_procBootSetProcessorCfg update TCM enable/disable settings... Setting HALT for ProcId 0x2... Sciclient_pmSetModuleState On, DevId 0x15b... Clearing core_id 9 (lock-step) ATCM @ 0x41400000 Clearing core_id 9 (lock-step) BTCM @ 0x41410000 Copying 0x358 bytes to 0x70012000 Copying 0xc8 bytes to 0x70012358 Copying 0x48 bytes to 0x70012420 Setting entry point for core 9 @0x70012000 Sciclient_procBootReleaseProcessor, ProcId 0x20... Sciclient_procBootReleaseProcessor, ProcId 0x21... Sciclient_procBootReleaseProcessor, ProcId 0x22... Sciclient_procBootReleaseProcessor, ProcId 0x23... Sciclient_procBootReleaseProcessor, ProcId 0x24... Sciclient_procBootReleaseProcessor, ProcId 0x25... Sciclient_procBootReleaseProcessor, ProcId 0x26... Sciclient_procBootReleaseProcessor, ProcId 0x27... Sciclient_procBootReleaseProcessor, ProcId 0x1... Sciclient_procBootReleaseProcessor, ProcId 0x2... Sciclient_procBootReleaseProcessor, ProcId 0x6... Sciclient_procBootReleaseProcessor, ProcId 0x7... Sciclient_procBootReleaseProcessor, ProcId 0x8... Sciclient_procBootReleaseProcessor, ProcId 0x9... Sciclient_procBootReleaseProcessor, ProcId 0xa... Sciclient_procBootReleaseProcessor, ProcId 0xb... Sciclient_procBootReleaseProcessor, ProcId 0x30... Sciclient_procBootReleaseProcessor, ProcId 0x31... Sciclient_procBootReleaseProcessor, ProcId 0x32... Sciclient_procBootReleaseProcessor, ProcId 0x33... MCU @ 1000000000Hz. cycles per usec = 1000 address = 0x41caa630, value = 0x0 Calling Sciclient_procBootRequestProcessor, ProcId 0x1... Sciclient_procBootSetProcessorCfg, ProcId 0x1, EntryPoint 0x0... Sciclient_pmSetModuleClkFreq, DevId 0x15a @ 1000000000Hz... Calling Sciclient_procBootRequestProcessor, ProcId 0x2... Sciclient_procBootSetProcessorCfg, ProcId 0x2, EntryPoint 0x70012000... Sciclient_pmSetModuleClkFreq, DevId 0x15b @ 1000000000Hz... Copying first 128 bytes from app to MCU ATCM @ 0x41400000 for core 9 Calling Sciclient_procBootRequestProcessor, ProcId 0x1... Sciserver Testapp Built On: Aug 16 2022 21:42:14 Sciserver Version: v2022.01.1.0-REL.CORESDK.08.04.00.14-7-g769e2+ RM_PM_HAL Version: v08.04.05 Starting Sciserver..... PASSED MCU1_1 running
DDR_sbl_baremetal_boot_test_j784s4_evm_mcu1_1TestApp_release.xer5f(1).map
MSMC_sbl_baremetal_boot_test_j784s4_evm_mcu1_1TestApp_release.xer5f.map
Is DDR initialized in SBL? Then there should not be reason why it does not work with DDR, whereas it works with MSMC. Which sections are keeping in DDR? Can you please make sure to keep initialization sections in internal memory like TCM?
Hi Kangjia,
As discussed, can we please answer to above questions?
regards,
Brijesh
Hi,
Add the following information: we use SBL to start MCU1_0. MCU1_0 to start MCU1_1. MCU 1_1 memory: start assembly code to put on-chip RAM, application code to put DDR;
We have verified:
1. VH EVM is OK; SDK 8.2
2. our project use TDA4VM and SDK7.3.
2.1 MCU1_1 has passed by using test image;
2.2 SCI always access failure when using project MCU1_1 image;
What are some reasons why Sciclient procBootSetProcessorCfg might fail?
Hi Kangjia,
Any further update on this ticket? Is this issue resolved?
Regards,
Brijesh