[FAQ] AM62A3-Q1: The MISO and MOSI of the SPI

Haiming Qu

Part Number: AM62A3-Q1

Hi TI expert,

The SOC AM62A define the standard SPI interface by SPI_CS, SPI_CLK, SPI_D0, SPI_D1.

If our slave device need to get MISO and MOSI data line, how will we used the D0 and D1 data line. Dose it programable? Can the D0 be the MISO or MOSI?

over 1 year ago

+1 Swargam Anil over 1 year ago

TI__Mastermind 33830 points

Hello Haiming Qu,

Haiming Qu said:
If our slave device need to get MISO and MOSI data line, how will we used the D0 and D1 data line. Dose it programable? Can the D0 be the MISO or MOSI?

Yes, it can be programmable. You can use D0 as MOSI and D1 as MISO.

Regards,

S.Anil.

Processors

Processors forum

[FAQ] AM62A3-Q1: The MISO and MOSI of the SPI