• State Resolved
  • Locked Locked
  • Replies 7 replies
  • Subscribers 102 subscribers
  • Views 452 views
  • Users 0 members are here
Support feedback
Options
Options

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AM6442: PROCESSOR-SDK-AM64X: enet lwip cpsw UDMA Error 2#

AM6442: CUSTOM BOARD, AM243x and AM64x: enet_lwip_cpsw example: Loader:Verification failed - DDR RAM usage not given?

Isaac Lucas de Lima Yuki
Intellectual 315 points
Part Number: AM6442
Other Parts Discussed in Thread: SYSCONFIG

Hello everyone,

getting following error when trying to load the example enet_lwip_cpsw_am64x:

I already tried building loading the sbl_null before example, where I initialize the DDR RAM. I tried removing "System Deiinit" from the sbl_null main src but it also didn't work.

Does someone have an advice?

Thank you very much.

  • 0
    Intellectual 315 points

    Hello again,

    I only want to update and give more informations about this: 

    My custom Board has a LPDDR4 RAM with 1GB. I tested it already writting and reading. I also  generated files with the sysconfig DDR tool and replaced the according files with new ones. 

    I'm still getting the message: Verification Failed: address 0x80....

    Still no clue why...

  • 0
    Intellectual 315 points

    Hello again,

    I won't give up untill I found an answer to this.

    And I really hope that someone can give me an advice, because as it seems, nothing works when trying debugging on the external DDR-RAM.

    I tried loading the hello world example into the DDR-RAM. It seems that it won't also work, so my question, why?

    I use the "load_dsmc_hsfs" script along with a modified version of the AM243x_GP_EVM script. 

    Fullscreen
    1
    2
    3
    4
    5
    6
    7
    8
    9
    10
    11
    12
    13
    14
    15
    16
    17
    18
    19
    20
    21
    /* Copyright (c) 2021, Texas Instruments Incorporated
    * All rights reserved.
    *
    * Redistribution and use in source and binary forms, with or without
    * modification, are permitted provided that the following conditions
    * are met:
    *
    * * Redistributions of source code must retain the above copyright
    * notice, this list of conditions and the following disclaimer.
    *
    * * Redistributions in binary form must reproduce the above copyright
    * notice, this list of conditions and the following disclaimer in the
    * documentation and/or other materials provided with the distribution.
    *
    * * Neither the name of Texas Instruments Incorporated nor the names of
    * its contributors may be used to endorse or promote products derived
    * from this software without specific prior written permission.
    *
    * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
    * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
    * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
    XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

    The own configs are made through the syscfg-ddr tool. I also changed the default board_regInit.h file with the recent DDR4-adaptation. Still I can't load a program into the DDR4 or only parts of a program, although the DDR seems to be initialized.

    Does someone know what I am doing wrong?

    Thank you.

  • 0 in reply to Isaac Lucas de Lima Yuki
    TI__Guru* 80020 points

    Issac, i'm not sure what is going on .  You said earlier that you have tested the DDR and you can read and write to it.  Can you give more details on this test?  When you get the error, can you open a Memory Browser window and write/read that location? 

    Another issue is that you load a DDR4 configuration at line 56, but you are setting DDR_MODE to LPDDR4 on line 72.  Are you using an AM64x or AM243x?

    Regards,

    James

  • 0 in reply to JJD
    Intellectual 315 points

    Hello @JDD,

    I can, if I run code writting to address 0x8000000 up to 1 GB length, I'm able to read and write. Still, if I try to debug code per CCS, loading it via JTAG into RAM, the error mentioned here appears.

    I thought that this is issued by the address map as the default GEL file doesn't seem to load the addressspaces, so I edited it:

    Fullscreen
    1
    2
    3
    4
    5
    6
    7
    8
    9
    10
    11
    12
    13
    14
    15
    16
    17
    18
    19
    20
    21
    diff --git a/ccs/ccs_base/emulation/gel/AM24x/AM24_DDRSS/AM24x_GP_EVM.gel b/ccs/ccs_base/emulation/gel/AM24x/AM24_DDRSS/AM24x_GP_EVM.gel
    index bb42558..4bc1e8f 100644
    --- a/ccs/ccs_base/emulation/gel/AM24x/AM24_DDRSS/AM24x_GP_EVM.gel
    +++ b/ccs/ccs_base/emulation/gel/AM24x/AM24_DDRSS/AM24x_GP_EVM.gel
    @@ -28,27 +28,48 @@
    * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
    * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */
    -#define DDR4 1
    -#define LPDDR4 2
    -#define MHZ25 1
    -int DDR_MODE; //set in DDR GEL functions based on board
    -unsigned int AM24_DDRSS_SS_BASE;
    +#define DDR4 1
    +#define LPDDR4 2
    +#define MHZ25 1
    +int DDR_MODE; // set in DDR GEL functions based on board
    +unsigned int AM24_DDRSS_SS_BASE;
    unsigned int AM24_DDRSS_CTL_BASE;
    -StartUp(){
    XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

    I'm currently using the AM23x HSFS ALV chip, but I also have a board with the AM64x, and I would like to get this working on both.

    PS.: Both boards use LPDDR

    Thank you very much! 

  • 0 in reply to Isaac Lucas de Lima Yuki
    Intellectual 315 points

    And Yes I can open while using an application without the DDR-RAM linked the addresses. Only the if I try loading an application via debugger it doesn't work. Here the basic Read/Write test:

  • 0 in reply to Isaac Lucas de Lima Yuki
    Intellectual 315 points

    And by that I mean that if I run the script only, the DDR-RAm seems not to be initialized.. although I already built a new target sciclient_ccs_init with the DDR-Ram initialization...