• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 99 subscribers
  • Views 293 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4AL-Q1: Does TDA4 support period DQ training by temperature vary?

Gibbs Shih
Expert 5225 points
Part Number: TDA4AL-Q1
Other Parts Discussed in Thread: SYSCONFIG

Tool/software:

Hi, Dear Expert

Customer suffer "boot failed" issue in low temperature degree (<-25C), log as below.

We think this should be LPDDR4 issues in low temperature, because SBL still works & boots from eMMC

Here are some question,

(1) As far as I know, TDA4 will do first DDR DQ bus training when first boot up, Is it correct?

(2) Base on latest version DDR configure tools, we already support period DDR DQ bus training by different temperature, isn't?

(TDA4 period read MR4 command & adjust ZQ?)

Ref. https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1439609/tda4vm-q1-questions-about-tda4vm-ddr-training?tisearch=e2e-sitesearch&keymatch=ddr%2525252520temperature#

(3) I try to find some "clue" which related to LPDDR4 temperature vary. As far as I know, it related to MR3 & MR11. Do you have any suggestion to help us debug this issues (include HW/SW) ?

  

Thank you very much

Gibbs

  • 0
    TI__Guru**** 162720 points

    Hello Gibbs,

    I am looping in DDR expert into this thread.

    Best Regards,

    Keerthy 

  • 0 in reply to Keerthy J
    TI__Mastermind 38270 points

    Gibbs,

    DRAM temperature polling is not related to training - it is related to polling of MR4 (i.e, the refresh rate). Refresh rate is not a suspicion for systems only failing at cold temperature.

    Training is enabled automatically by the register configuration tool and is not configurable through the register tool. The latest sysconfig version of the tool supports the same training as was supported in version 0.10.0. Please see the snippet below which indicates which trainings are performed once during the LPDDR4 initialization, and which trainings occur periodically during runtime. 

    https://www.ti.com/lit/pdf/spracu8 

    Regards,
    Kevin

  • 0 in reply to Kevin S
    TI__Expert 5225 points

    Hello, Kevin

    Thanks you replies.

    More few related question.

    (1) Let's me double check one thing, both "LPDDR4 boot initialization training" and  "period training" already automatic support by "DDR sysconfig tools V0.10.0", Is it correct? Ask customer to use this version to generate LPDDR4 configure file.

    (2) Base on your experience,  Do you think low temperature boot failed issue was due to LPDDR4 training? because I want to make sure we have right debug direction.

    (3) Beside LPDDR4 training discussion, what's your suggestion to debug this issues?

    Thank you very much

    Gibbs 

  • 0 in reply to Gibbs Shih
    TI__Mastermind 38270 points
    Gibbs Shih said:
    (1) Let's me double check one thing, both "LPDDR4 boot initialization training" and  "period training" already automatic support by "DDR sysconfig tools V0.10.0", Is it correct? Ask customer to use this version to generate LPDDR4 configure file.

    Yes, both the last XLS version (0.10.0) and the current latest SYSCONFIG version (0.11.0) support the same with respect to training. All trainings are enabled during boot time initialization, and write DQ training is enabled to occur periodically. 

    Gibbs Shih said:

    (2) Base on your experience,  Do you think low temperature boot failed issue was due to LPDDR4 training? because I want to make sure we have right debug direction.

    (3) Beside LPDDR4 training discussion, what's your suggestion to debug this issues?

    This ticket (as I understand) is related to the issue described in the E2E ticket below.

    The problem described in that ticket is "The boot up process hanged and cannot be recovered even we try to reset the PMIC power on process." along with an image showing that the boot process hung in an MMC driver. I suggested on that thread the following debug steps:

    If we suspect DDR, my first suggestions would be:

    • Connect to the device with a debugger and try to access the DDR memory region (ex: 0x80000000) by writing values and reading them back
    • Use a reduced DDR frequency to see if it impacts the failure 
    • Try to increase vdd_core by 30 mV and see if it impacts the failure

    https://e2e.ti.com/support/microcontrollers/arm-based-microcontrollers-group/arm-based-microcontrollers/f/arm-based-microcontrollers-forum/1447957/tda4al-q1-cannot-boot-up-at--40-degree-c