Other Parts Discussed in Thread: SYSCONFIG,
Tool/software:
As shown in the figure below,
We use SPI0 to test, but the CS signal becomes very long. We expect that CS will only appear when CLK and data are output.
How can I change the delay of CS (the red line in the picture)?