• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 141 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VEN-Q1: USS GPIO recommended implementation

Xingyu Zhu
Expert 4335 points

Part Number: TDA4VEN-Q1

Tool/software:

Hi expert,

Our customer needs 12 USS in board which needs 12 GPIO input to capture PWM. They would like to use GPIO bank interrupt to R5F and then get the timestamp. In this implementation, how many GPIOs are recommended to put in one bank? One bank with multiple GPIO or One bank One GPIO? Thank you

Best Regards,

Xingyu Zhu

  • 0
    TI__Mastermind 22680 points

    Hi Xingyu,

    Please take a look at the following FAQ for more information on GPIO bank interrupts.

    Xingyu Zhu said:
    In this implementation, how many GPIOs are recommended to put in one bank? One bank with multiple GPIO or One bank One GPIO? Thank you

    You can have up to 16 GPIO pins in one bank. However, beware not to use the same bank for interrupts on two different cores such as Main R5F and A72. Triggering a GPIO banked interrupt will trigger the interrupt for the entire bank. Therefore, if you use the same bank across two different cores, you may see false interrupts occur.

    Thanks,

    Neehar