This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM67A: PDN impedance frequency range

Part Number: AM67A

Hi,

This question is related to following thread.
Following thread has already closed so I re-posted this as related question.
(+) AM67A: Minimum decapling capacitor for VDD_CORE - Processors forum - Processors - TI E2E support forums 
Let me confirm exact frequency range of each "Low", "Mid" and "High" freq for your attached table.

According to following pdf, these are defined as shown below.
Microsoft Word - J7_SoC_PCB_PI_Rcmds_v0.16.docx 

Notes:
1). Low Freq range: Buck Fsw/10 (~0.2 -0.44) MHz < LF < 1.0 MHz
2.) Mid Freq range: 1.0 MHz < HF < 20 MHz
3.) High Freq range: 20 MHz < HF < 50 MHz
4) Max routing resistance from regulator to point of load at remote sense feedback to compensate~7.5% supply drop.

Target impedance value is a little bit different from above pdf, however can we apply same contents of above note for your attached table ?

Best Regards,