• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 101 subscribers
  • Views 375 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

c6455 EMIF Cache

Alphan Karacaer56
Intellectual 835 points

Hello

I have an FPGA connected to c6455 through EMIF interface.

There is a problem when trying to access an address consecutively.

Is it possible to configure EMIF interface cacheable, and if yes what is the default configuration for it?

Thanks a lot

Alphan

  • 0
    TI__Guru* 84110 points

    Alphan,

    "Default configuration" varies widely depending on your actual method of configuration.

    There are three available cache memories in the C6455, L1P, L2D, and L2. These have a configuration at reset and they also have a configuration based on CSL or BIOS commands and the BIOS configuration or platform files.

    In addition, the Memory Attribute Registers (MAR) are used to enable cacheability on specific memory ranges.

    All of the registers for configuring the above are described in the C64x+ Megamodule Reference Guide.

    Depending on the nature of the information access from or through the FPGA, you may or may not want caching enabled for that region of memory.

    Please supply more information on your system, including the versions of CCS and BIOS that you are using and more detail on the FPGA interface and data being accessed.

    Regards,
    RandyP