This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM335X reset scheme with TSP65217C for RTC timer functionality but no RTC-only mode:

I am using RTC timer functionality but no RTC-only mode. Please check if attached reset scheme and pin connections  for EXT_WAKEUP, CAP_VDD_RTC, VDDS_RTC, RTC_KALDO_ENn are ok.

I am again writing my connection here for RTC timer functionality but no RTC-only mode:

PGOOD will be connected to PWRONRSTn

PGOOD will be connected to RTC_PWRONRSTn through open drain buffer with 1.8V pull up. As per AM335X checklist ,page no 6. We are also not using LDO1(TPS65217C) to connect it to VDDS_RTC.We are connecting VDDS_RTC to LDO3. Please confirm this connection as  your suggestion. RTC_PWRONRSTn is connected to LDO_GOOD.

PGOOD willbe connected to WARMRSTn through buffer or open drain buffer as per refrence schmetic of beagle bone considering the fact that there is a small chance that on power up the nRESETOUT signal on the processor may go high, causing the SYS_RESETn signal to go HI before it should. This change reinforces the reset with the PORZn reset signal.

  • Hi Manoj,

    Sorry for the delayed response. I've contacted the hw team.

    Best Regards,
    Yordan
  • Here is the correct way to connect given your use condition:

    Also, please review the application note below:

    www.ti.com/.../slvu551i.pdf

  • The picture did not make it earlier. Trying again.

  • Hi Sivak,

    I am again writing my connection here for RTC timer functionality but no RTC-only mode:

    PGOOD will be connected to PWRONRSTn

    PGOOD will be connected to RTC_PWRONRSTn through open drain buffer with 1.8V pull up. As per AM335X checklist ,page no 6. We are also not using LDO1(TPS65217C) to connect it to VDDS_RTC.We are connecting VDDS_RTC to LDO3. Please confirm this connection as  your suggestion. RTC_PWRONRSTn is connected to LDO_GOOD.

    PGOOD willbe connected to WARMRSTn through buffer or open drain buffer as per refrence schmetic of beagle bone considering the fact that there is a small chance that on power up the nRESETOUT signal on the processor may go high, causing the SYS_RESETn signal to go HI before it should. This change reinforces the reset with the PORZn reset signal.