This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I'm trying to test the uart example for I2C over NAND boot on c6678 evm and I see the following output on Teraterm :
IBL version: 1.0.0.17
IBL: DDR INITIALIZATION FAILED
IBL Result code 0K
Is there any configuration setting I'm missing? I tried both 666.7 and 333.3 MHz clock values for DDR3 but I get the same error in both cases.
Appreciate your help.
Thanks,
Viney
Viney,
Can you confirm that you are able to connect to the EVM using CCS and see the GEL initialize the DDR correctly? The error message, you are reporting comes from deviceDdrConfig in C66x.c . that function is called from iblMain.c. IblInit doesn`t configure DDR or clocks device PLL as you can see from the file iblInit.c.
The boot flow on the C667x EVM is as follows:
Hope this helps.
Regards,
Rahul