• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 102 subscribers
  • Views 419 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C6678: About 6678 ddr3 boot parameter table

Xiang Chao
Intellectual 360 points
Part Number: TMS320C6678

hi,

I found in different places 2 different kind of the table:

:first

/*******************************************************************************
* Emif4 (DDR3) configuration table
*******************************************************************************/
typedef struct bootEmif4Tbl_s {

UINT32 configSelect_msw; /* Bit map defining which registers to set */
UINT32 configSelect_slsw; /* Bit map defining which registers to set */
UINT32 configSelect_lsw; /* Bit map defining which registers to set */

UINT32 pllPrediv; /* Values of all 0s will disable the pll */
UINT32 pllMult;
UINT32 pllPostDiv;

and the second is :

/*******************************************************************************
* Emif4 (DDR3) configuration table
*******************************************************************************/
typedef struct bootEmif4Tbl_s {

UINT32 configSelect; /* Bit map defining which registers to set */

UINT32 pllPrediv; /* Values of all 0s will disable the pll */
UINT32 pllMult;
UINT32 pllPostDiv;

UINT32 sdRamConfig;

which one is the right table?

thanks

xiang

  • 0
    TI__Guru**** 161600 points
    Hi,

    I've notified the sw team. They will post their feedback directly here.

    Best Regards,
    Yordan
  • 0
    TI__Guru* 81335 points

    Hi Xiang,

    This is not boot parameter table, it's a EMIF DDR3 configuration table. Please refer the device data manual section for 2.5.3.8 DDR3 Configuration Table.

    /*******************************************************************************
* Emif4 (DDR3) configuration table
*******************************************************************************/
typedef struct bootEmif4Tbl_s {

UINT32 configSelect; /* Bit map defining which registers to set */

UINT32 pllPrediv; /* Values of all 0s will disable the pll */
UINT32 pllMult;
UINT32 pllPostDiv;

UINT32 sdRamConfig;

.

.

.

    Refer Section 3.12.3 Booting an Image From I2C Into an External DDR Memory Using DDR EMIF Table, on keystone DSP boot loader user guide for the usage instructions.

    Thank you.