Part Number: DRA750
Tool/software: TI C/C++ Compiler
I met a issue when our software startup, ipu1 crashed.
I have some live session data , but can not read it well . please give us some help . thanks
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: DRA750
Tool/software: TI C/C++ Compiler
I met a issue when our software startup, ipu1 crashed.
I have some live session data , but can not read it well . please give us some help . thanks
521177 14 R PC 0x0000000B 0x8512BCA6 R SP 0x0000000B 0x8515A2C0 R LR 0x0000000B 0x8512BCA7 R xPSR 0x0000000B 0x81000013 R R0 0x0000000B 0x8514BA34 R R1 0x0000000B 0x8514BA34 R R2 0x0000000B 0x8514BA34 R R3 0x0000000B 0xE00FFFE0 R R4 0x0000000B 0x00000001 R R5 0x0000000B 0x85155EBC R R6 0x0000000B 0x00000000 R R7 0x0000000B 0x8514B660 R R8 0x0000000B 0x851553B2 R R9 0x0000000B 0x85156054 R R10 0x0000000B 0x85156048 R R11 0x0000000B 0x85156040 R R12 0x0000000B 0x00000010 R R13 0x0000000B 0x8515A2C0 R R14 0x0000000B 0x8512BCA7 R MSP 0x0000000B 0x8515A2C0 R PSP 0x0000000B 0x85007770 R DSP 0x0000000B 0x85007770 R CTRL_FAULT_BASE_PRI 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTL 0x0000000B 0x00C0440D R IPU_UNICACHE_SCTM_CACHE_SCTM_TINTVLR_i_0 0x0000000B 0x00067C28 R IPU_UNICACHE_SCTM_CACHE_SCTM_TINTVLR_i_1 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTDBGNUM 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTGNBL 0x0000000B 0x00000015 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTGRST 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCR_WT_i_0 0x0000000B 0x00000501 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCR_WT_i_1 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCR_WOT_j_0 0x0000000B 0x00000085 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCR_WOT_j_1 0x0000000B 0x00000004 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCR_WOT_j_2 0x0000000B 0x00000085 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCR_WOT_j_3 0x0000000B 0x00000004 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCR_WOT_j_4 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCR_WOT_j_5 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTR_k_0 0x0000000B 0x00013CD2 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTR_k_1 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTR_k_2 0x0000000B 0x04C75899 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTR_k_3 0x0000000B 0x0000001B R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTR_k_4 0x0000000B 0x04C75899 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTR_k_5 0x0000000B 0x0000001B R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTR_k_6 0x0000000B 0x00000000 R IPU_UNICACHE_SCTM_CACHE_SCTM_CTCNTR_k_7 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_ADDR_i_0 0x0000000B 0x40000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_ADDR_i_1 0x0000000B 0x80000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_ADDR_i_2 0x0000000B 0xA0000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_ADDR_i_3 0x0000000B 0x60000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_XLTE_i_0 0x0000000B 0x40000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_XLTE_i_1 0x0000000B 0x80000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_XLTE_i_2 0x0000000B 0xA0000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_XLTE_i_3 0x0000000B 0x40000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_POLICY_i_0 0x0000000B 0x00000003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_POLICY_i_1 0x0000000B 0x00330003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_POLICY_i_2 0x0000000B 0x00220003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_LARGE_POLICY_i_3 0x0000000B 0x00020003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MED_ADDR_j_0 0x0000000B 0x00400000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MED_ADDR_j_1 0x0000000B 0x00440000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MED_XLTE_j_0 0x0000000B 0x40400000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MED_XLTE_j_1 0x0000000B 0x40440000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MED_POLICY_j_0 0x0000000B 0x00000003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MED_POLICY_j_1 0x0000000B 0x00020003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_0 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_1 0x0000000B 0x40000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_2 0x0000000B 0x00004000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_3 0x0000000B 0x00008000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_4 0x0000000B 0x20000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_5 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_6 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_7 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_8 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_ADDR_k_9 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_0 0x0000000B 0x55020000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_1 0x0000000B 0x55080000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_2 0x0000000B 0x55024000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_3 0x0000000B 0x55028000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_4 0x0000000B 0x55020000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_5 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_6 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_7 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_8 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_XLTE_k_9 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_0 0x0000000B 0x0001000B R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_1 0x0000000B 0x0000000B R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_2 0x0000000B 0x00010003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_3 0x0000000B 0x00000003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_4 0x0000000B 0x00000003 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_5 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_6 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_7 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_8 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_POLICY_k_9 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_0 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_1 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_2 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_3 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_4 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_5 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_6 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_7 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_8 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_SMALL_MAINT_k_9 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MAINT 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MTSTART 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MTEND 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MAINTST 0x0000000B 0x00000000 R IPU_UNICACHE_MMU_AMMU_CACHE_MMU_MMUCONFIG 0x0000000B 0x00000000 R IPU_UNICACHE_CFG_CACHE_CONFIG 0x0000000B 0x0000001E R IPU_UNICACHE_CFG_CACHE_INT 0x0000000B 0x00000110 R IPU_UNICACHE_CFG_CACHE_OCP 0x0000000B 0x00000000 R IPU_UNICACHE_CFG_CACHE_MAINT 0x0000000B 0x00000000 R IPU_UNICACHE_CFG_CACHE_MTSTART 0x0000000B 0x00000000 R IPU_UNICACHE_CFG_CACHE_MTEND 0x0000000B 0x00000000 R IPU_UNICACHE_CFG_CACHE_CTADDR 0x0000000B 0x00000000 R IPU_UNICACHE_CFG_CACHE_CTDATA 0x0000000B 0x42144943 R IPU_MMU_MMU_REVISION 0x0000000B 0x00000021 R IPU_MMU_MMU_SYSCONFIG 0x0000000B 0x00000000 R IPU_MMU_MMU_SYSSTATUS 0x0000000B 0x00000001 R IPU_MMU_MMU_IRQSTATUS 0x0000000B 0x00000000 R IPU_MMU_MMU_IRQENABLE 0x0000000B 0x00000000 R IPU_MMU_MMU_WALKING_ST 0x0000000B 0x00000000 R IPU_MMU_MMU_CNTL 0x0000000B 0x00000000 R IPU_MMU_MMU_FAULT_AD 0x0000000B 0x00000000 R IPU_MMU_MMU_TTB 0x0000000B 0x00000000 R IPU_MMU_MMU_LOCK 0x0000000B 0x00000000 R IPU_MMU_MMU_LD_TLB 0x0000000B 0x00000000 R IPU_MMU_MMU_CAM 0x0000000B 0x00000000 R IPU_MMU_MMU_RAM 0x0000000B 0x00000000 R IPU_MMU_MMU_GFLUSH 0x0000000B 0x00000000 R IPU_MMU_MMU_FLUSH_ENTRY 0x0000000B 0x00000000 R IPU_MMU_MMU_READ_CAM 0x0000000B 0x00000000 R IPU_MMU_MMU_READ_RAM 0x0000000B 0x00000000 R IPU_MMU_MMU_EMU_FAULT_AD 0x0000000B 0x00000000 R IPU_MMU_MMU_FAULT_PC 0x0000000B 0x00000000 R IPU_MMU_MMU_FAULT_STATUS 0x0000000B 0x00000000 R IPU_MMU_MMU_GPR 0x0000000B 0x00000000 R IPU_WUGEN_CORTEXM4_CTRL_REG 0x0000000B 0x00000000 R IPU_WUGEN_STANDBY_CORE_SYSCONFIG 0x0000000B 0x00000003 R IPU_WUGEN_IDLE_CORE_SYSCONFIG 0x0000000B 0x00000003 R IPU_WUGEN_WUGEN_MEVT0 0x0000000B 0x00000000 R IPU_WUGEN_WUGEN_MEVT1 0x0000000B 0x00000000 R IPU_Cx_RW_TABLE_CORTEXM4_RW_PID1 0x0000000B 0x00000000 R IPU_Cx_RW_TABLE_CORTEXM4_RW_PID2 0x0000000B 0x00000000
ipu and a15 register dumped also . would you help to check the status ? thanks
Hi,
I'm also not familiar with your team's logging format - perhaps it would be good to check with who created this instrumentation to help you understand the contents.
In general, there is not enough information for me to understand what your issue is. You application is crashing and you land in the abort function. I have a few additional questions:
What software do you have running on the CPU cluster?
-Stephen
Hi,
Please see similar thread: http://e2e.ti.com/support/microcontrollers/other/f/908/t/799750. Please try to use ROV classic instead of Runtime Object View as this older version of XDCTools is not supported by the newer ROV. The view will be slightly different but the options should be the same.
-Stephen