This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VM: TDA4VM

Part Number: TDA4VM

Hi experts,

Our custom board of TDA4VM use CPSW9G's PORT 1 as RMII 100M mode and the clock source use external clock RMII_MHZ_50_CLK.

Currently i can't find the link status register of RMII but RGMII (CPSW_SS_RGMII1_STATUS_REG) in TRM. Could you please provide some development guide for the RMII port? 

Thanks,

Hutian

  • Hutian,

    For RMII the link status needs to come from the PHY via MDIO.

    Best regards,

    Dave

  • Hi Dave,

    Today, our custom board can successfully communicat wtih the RMII port except a problem:

    1.The CPSW2G module is driven in Linux with "eth0" device, and if CPSW9G has been started successfully in main_r5f_0_0, a new "eth1" device will be created in linux. I use "ifconfig" to config the static IP address for both eth0 and eth1, it seems "eth0" and "eth1" can not use at the same time. If i want to ping a host which connected to the CPSW9G(eth1) successfully , i need to "ifconfig eth0 down". 

    Could you please give me some tips about that?

    Thanks and Regards,

    Hutian

  • Hutian,

    Can you confirm on your static IP address configuration? You are setting differently for eth0 and eth1, correct?
    You may be seeing a known issue in SDK 6.2. Please do take a look to https://e2e.ti.com/support/processors/f/791/t/902720, which addresses.

    As this thread is marked answered, it will be better if you ask any follow-up question in a new thread and we can close this one. This will help ensure additional questions are not missed.

    Best regards,

    Dave