Hi,
I saw question “DDR priority issue” said, it can be set priority for every core to access DDR. But would you please provide example code?
My software version: ti_vision_sdk_v3.5
Thanks a lot!
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I saw question “DDR priority issue” said, it can be set priority for every core to access DDR. But would you please provide example code?
My software version: ti_vision_sdk_v3.5
Thanks a lot!
Hi,
Please refer to the performance tool application node, available on ti.com. It provides example and demonstration for this priority settings..
Rgds,
Brijesh