• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 100 subscribers
  • Views 556 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AM3352: DDR tRPST DQS diff test

AM3352: DDR3 JEDEC standard DQS Diff.

Daniel Cheng1
Mastermind 8265 points

Part Number: AM3352

Hi Expert,

e2e.ti.com/.../919054

According JEDEC standard DQS Diff.，the terminated signal should be 0 V such as Orange frame on picture, Is it ok that AM3352 does not follow this standard?Is it processor limitation?

Thanks

Daniel