• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 2 answers
  • Subscribers 98 subscribers
  • Views 376 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

PROCESSOR-SDK-DRA8X-TDA4X: ECC implementation on TI TDA4x series

PROCESSOR-SDK-DRA8X-TDA4X: inline ECC on MSMC2DDr bridge

Vaibhav Kange
Prodigy 100 points

Part Number: PROCESSOR-SDK-DRA8X-TDA4X

We are trying to implement ECC for LPDDR4 RAM and need support to configure inline ECC of DDRSS module.
Details are:

Hardware Setup:

  1. CCS
  2. Spectrum Degital XDS560V2 STM USB Emulator
  3. EVM J721E_DRA829_TDA4VM
  4. PDK having GEL file to flash
We understood that, we have to enable inline ECC module of MSMC2DDR bridge in DDRSS module which will give us ECC capability in LPDDR4. 
Is our understanding correct?
While referring TI TDA4x TRM document we have found steps which are below,
  1. Enable ECC in GEL file
  1. SET DDRSS_ECC_CTRL_REG bit[0] and bit[1]. which should be before loading data into LPDDR4
  2. Specify start and end address range in DDRSS_ECC_R0_STR_ADDR_REG and DDRSS_ECC_R0_END_ADDR_REG. In those register only bit{18:0] are usable and [31:19] are reserved. Now LPDDR4  start address is 0x80000000. How to write this start address in the [18:0] bits? Same question for end address.
  3. How to set interrupt for SEC and DEC and how to route it into MCU domain?
  4. Do i need to configure anything else?
  • Initialize LPDDR4 (already there in GEL file)
  • Load firmware
  • Enable ECC check in boot process DDRSS_ECC_CTRL_REG bit[2] 

Any help appreciated