• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 100 subscribers
  • Views 200 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA2P-ACD: TDA2P Power Consumption Variation between chips

Michael K
Intellectual 370 points
Part Number: TDA2P-ACD
Other Parts Discussed in Thread: TMS320C6657

Hello,

we observe a difference in power consumption in different circuits with TDA2P.

At room temperature directly after power on the difference is very small, but at e.g. 80°C ambient temperature and >110°C MPU temperature measured the difference is like 2.5W.

How much is the variance in power consumption between one chip and another? Can it be like 10% ? Or even 20%?

Of course there are also other semiconductors in the circuit which draw more power at higher temperature, but my impression is that it is really the processor itself having the most influence.

I know from TMS320C6657 that Smart Reflex requires individual core voltage settings with an individual voltage stored in the DSP itself from factory.

If the voltage is set higher than what it sould have (e.g. 1.1V instead of 0.9V) then this sensor would draw significantly more power.

But TDA2P does not have something like Smart Reflex. Am I right? 

As PMICs we use the recommended chips TPS65917 and LP87565.

Is there anything we do wrong? Is there anything with TPS65917 OTP version 54 we have to configure?

The OTP version 54 already has the correct voltage settings and power up/down timing for TDA2P.

Any ideas are much appreciated. Thank you.

  • 0
    TI__Intellectual 1741 points

    Michael,

    Over temperature, It is possible the consumption varies between each TDA2P device. As far as a certain range I am not sure and this would have to be investigated more. There are different sides of the silicon process that result in the power consumption to vary especially over temp. In development, the SoC is spec'd for what voltage should be applied to each domain and is stored and read from the device and set. So applying a higher voltage than what a domain needs can easily result in more power consumption.. Please refer to Section 5.5 "Operation Performance Points" for more information in these regards.

    I hope this helps,

    Thanks,

    Alec