Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions

  • [FAQ] TDA4VL-Q1: Steps to Build and Run PDK FreeRTOS Example Applications

    Part Number: TDA4VL-Q1 Hello Team, I am looking for guidance on how to build and run the PDK FreeRTOS example applications . Specifically, I would appreciate clarification on the following points: The correct steps to build the PDK FreeRTOS…

  • [FAQ] How to enable the DDR inline ECC in Linux SDK on AM62-SIP board

    Part Number: AM625 DDR ECC [1] on the TI AM62x SoC operates using an inline ECC mechanism. Unlike traditional server-grade systems that require a dedicated 9th memory chip, the AM62x stores Error Correction Code (ECC) data directly within the standard…

  • [FAQ] TDA4AEN-Q1: How to enable 2 different csitx nodes on single instance from openvx application

    Part Number: TDA4AEN-Q1 Other Parts Discussed in Thread: SYSCONFIG The reason behind craeating 2 different nodes for csitx is to transmit frames with different format/resolution on the same csitx instance.

  • [FAQ] TDA4AEN-Q1: TDA4AEN-Q1 : How to configure GPIO1_52-71 (OLDI pins) interrupts on J722S EVM

    Part Number: TDA4AEN-Q1 Other Parts Discussed in Thread: SYSCONFIG , , UNIFLASH The J722S TRM incorrectly states that GPIO1_52 through GPIO1_71 do not support interrupt functionality. In reality, these pins do have interrupt capability but require…

  • [FAQ] TDA4VH-Q1: R5F CCM Pre-requisites and ESM events

    Part Number: TDA4VH-Q1 What do each of the CCM events denote? Are there any pre-requisites before enabling and testing the R5F CCM from SDL?

  • [FAQ] TDA4VH-Q1: Memories tested by PBIST instances on self test

    Part Number: TDA4VH-Q1 I'm looking for detailed information on what memories each PBIST instance performs positive and negative selftest on. All instances don't have same kind of memories. So, I would like to understand what each instance specifically…

  • [FAQ] J784S4XEVM: Trace and its Usage

    Part Number: J784S4XEVM Other Parts Discussed in Thread: ENERGYTRACE Hi Team, How to utilize Trace and EnergyTrace in Code Composer Studio.

  • [FAQ] TDA4VH-Q1: What Jacinto devices support UFS?

    Part Number: TDA4VH-Q1 Other Parts Discussed in Thread: DRA821 , TDA4VM , DRA829 , TDA4VL , TDA4VH What devices within the Jacinto family support interfacing with UFS devices?

  • [FAQ] AM243x/AM64x, AM62x, AM275x: Custom Flash Attach Database

    The tables below highlight the working configurations of custom OSPI and QSPI serial NOR/NAND Flash Parts Note: After using the values for the Flash part present in the below tables, run the OSPI Flash IO example to verify if Flash operations are working…

  • [FAQ] AM2434: Understanding UART Uniflash and OSPI Flash Programming

    Part Number: AM2434 Other Parts Discussed in Thread: UNIFLASH , SYSCONFIG uart_uniflash.py allows to flash binaries to the flash on a EVM. UART is used as the transport or interface to send the file to flash to the EVM. When the uart_uniflash.py script…

View FAQ threads
  • Threads 204605 Discussions