• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 9 subscribers
  • Views 239 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7444EVM: Problems with AFE7444EVM KCU105 example design

Andrea Ambrosini
Prodigy 20 points

Part Number: AFE7444EVM

AFE7444evm: I am simulating the example design provided by TI for the KCU105 and I cannot understand why there is nothing out of channel A, despite the fact that in the code a sine wave is emitted from all channels. What is the reason?

  • +1
    TI__Genius 10505 points

    Hi Andrea,

    Are you simulating the FPGA reference design or did you setup an AFE7444EVM connected to KCU105 and checking DAC channel A output? Please clarify. If there's no hardware setup, you can't truly simulate channel A output unless DAC is modelled. Only up to FPGA JESD output lanes can be simulated. 

    Also note that this is a relatively older reference design. TI now offers TI-JESD204-IP with many reference designs. You can refer to it here: https://www.ti.com/tool/TI-JESD204-IP 

    Regards,

    Vijay