Other Parts Discussed in Thread: TMP100-Q1,
spec only specifies POL bit default value after power up, I need to know other bits too:
SD ?
TM ?
(don't have the part on hand just to read it)
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Roman -
Thanks for the post and welcome to E2E!
Here, directly above Table 7-8 of the datasheet on page 16, the paragraph contains these statements, which answer your question
The format of the Configuration Register for the TMP100-Q1 and TMP101-Q1 devices is shown in Table 7-8, followed by a breakdown of the register bits.
The power-up or reset value of the Configuration Register is all bits equal to 0.
The OS/ALERT bit reads as 1 after power-up or reset value.