• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 30 subscribers
  • Views 730 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

About the power-on-reset(POR) time of TMP102 and TMP75

Satoshi
Guru 19555 points
Other Parts Discussed in Thread: TMP102, TMP75, TMP100

Please let me know about the power-on-reset(POR) time of TMP102 and TMP75.

Although POR is written to be 100 ms to the data sheet of TMP100, POR is not written to the data sheet of TMP102 and TMP75.

In order to carry out comparison examination of which product a customer uses, the POR time of three devices is needed.

Thank you for your consideration.

 

  • 0
    TI__Prodigy 690 points

    Hi Satoshi-san,

    Thank you for your inquiry.

    For TMP102 and TMP75, even if short time power down, such as 1 usec invokes POR.

    In this regard, TMP102 and TMP75 is different architecture from TMP100.

    Best regards,

    Ichiro Itoi

  • 0 in reply to Ichiro Itoi
    Guru 19555 points

    Dear Ichiro-san

    Thank you for the reply.

    The customer has you inquiring by TMP102.

    Then, is it possible that I have it told how the architecture differs by TMP102 and TMP100?
    (Information is satisfactory in the range which can be offered.)


    In addition, although an ALERT function is not used, is it then satisfactory at GND connection or NC?

    Best regards,

    Satoshi Kawabata

     

  • 0 in reply to Satoshi
    TI__Prodigy 690 points

    Hi Satoshi-san,

    1. For POR, difference between the TMP100 and the TMP102 is as follows.

     TMP100 invokes POR when VDD is lower than 0.3V with 100ms or more.

     TMP102 invokes POR when VDD is low in short time even 1usec.

    2. The TMP102 uses newer core than that of the TMP100. It has improved accuracy, lower supply voltage, and lower Iq as data shown in the spec sheet.

    3. When you do not use ALERT function,  ALERT pin should NC. Although ALERT pin is an open drain circuit we strongly recommend to be NC, when it is not used.

    Best regards,

    Ichiro Itoi