This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I have a custom board DDR3, TPS6917 PMIC, SPI boot with NAND flash.
I am trying to debug the SPL by loadinbg the SPL binary, and then loading symbols from the ELF file. All is good, I can start the debugger and I get this window set....
As you can see the SP is pointing at the start vector, and the CPSR has been preloaded to a value with ARM instructions set.
This all looks good but on the first step I get an undefined instruction trap.
I'm confused? This is the exact code that is present in init.S, so its valid startup code.
I can compile the bootloader example with a bare-metal toolchain and run that up. But This little glitch has dumbfounded me.
All i can think is that my register setup is not correct. The CCS instruction for debugging SPL say just clear the T-bit in CPSR and you should be good to go.
Thanks for any info,
Eldon.