• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 40 subscribers
  • Views 948 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDA-00774: what is the reason for placing 2 2.2uF Decaps across each inverter leg

Long Wang
Intellectual 720 points
Part Number: TIDA-00774

Hello all,

recently I design a prototype with DRV8323RS and take the TIDA-00774 eval board as a reference. I have a question on the functionality of the two Decaps across each inverter leg.

I am not sure why we need these Decaps here. If we want to have a relative constant PVDD, then Decap between PVDD and GND is more reasonable.

My explanation so far is only, it works as a snubber, to suppress the switching current. 

Could someone help me out of this confuse? Thanks in advance.

  • 0
    TI__Intellectual 1350 points

    Hello Long,

    The Decaps between the PVDD and GND will help only in the PVDD supply filtering. The decaps across each inverter leg helps in clean FET switching with reduced voltage spikes or oscillations. The common source inductance for the low side FETs, which is contributed by the current sense resistor and the low side tracks is a common concern, which can create switching oscillations at the source pin of the low side FET, which further create oscillations in gate voltage and the VDS.  The decaps across PVDD and GND will not help here as these cap AC current loop includes the sense resistor and hence the high common source inductance. Therefore it is recommended to use a small value capacitor exactly across each inverter leg to get the best performance. The value could be very low (10nF), but the placement is critical. It should be direct and as close to the FETs. One thing should be noticed that this cap will slightly filter out the peak current appearing in the shunt resistor.

    Thanks & Regards,

    Manu

  • 0 in reply to Manu Balakrishnan
    Intellectual 720 points
    Hello Manu,

    thanks for your explanation. I would use decaps with other values, like 10nF or even smaller to check their performance . I will switch the mosfets at least 20kHz, up to 100kHz.