Other Parts Discussed in Thread: MSP430F2370,
Hi all,
The hardware schematic we are using is TRF7960 feeding the clock for MSP430F2370 (cf ti document slou 186g).
The issue is located in the value of SYS_CLK from TRF7960 which is always 3.39 MHz, even when the component is configured to provide 6.78 MHz or 13.56 MHz, when the JTAG is NOT connected.
However when the JTAG is connected, the value of SYS_CLK from TRF7960 is the one configured by the sw (3.39, or 6.68 or 13.56).
I guess it might an issue in delay of configuration of the TRF7960 by MSP430F2370, but I can not figure out at which step.
Do you have any advices to understand and solve this issue ?